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Measurement of Trap Density in Dielectric Film 
The problem: 
Dielectric films such as Si0 2 and Si 3N 4 are 
commonly used in insulated-gate field-effect transis-
tors (IGFET's). The quality of these films has an 
important bearing on the performance and life 
expectancy of the transistors. An important determi-
nant of quality in these films is trap density. A trap is 
a localized imperfection in the film that can accept 
carriers (electrons and holes) and therefore effect the 
local charge. A method is needed to determine the 
trap density and hence to evaluate the film quality. 
The solution: 
A new method has been developed for measuring 
the trap density of dielectric film using a basic circuit 
as shown in the illustration.
How it's done: 
The test device is connected into the circuit as 
shown. With a selected constant potential V'j 
applied to the gate, a constant drain potential VD 
drives a drain current ID through the conducting 
channel between the source and the drain. A 
constant-current generator drives a selected reference 
current 10 into the junction at A so that the difference 
in current ID - I0 passes through resistor R. The 
resulting voltage drop across Ro is applied to the 
input of the feedback amplifier. 
When ID equals l, the amplifier output is zero. 
When ID differs from I, the amplifier output voltage 
Vgl is proportional to the change in ID which 
corresponds to the change in channel conductance. 
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. When the switch is closed, a selected initial bias 
potential Vg1 is applied to the gate. The VgO is 
selected to give an approximately zero output from the 
amplifier immediately after closing the switch, i.e., a 
near-balance condition in which ID is approximately 
'o. This condition is reached by trial and error by 
repeatedly observing the initial response and adjust-
ing the VgIJ. The balancing step is necessary to 
minimize the required amplifier output and thus to 
reduce feedback error. The algebraic sum of the 
observed output voltage Vgl and the bias Vgo at the 
instant the switch is closed is the unperturbed gate 
voltage (before space-charge injection). The sum thus 
determines the field at the interface which is 
maintained constant during the measurement. 
With the switch closed, the output voltage Vgl 
increases, compensating for the injected space charge 
so that the channel conductance, and thus the 
interface field, is maintained nearly constant (i.e., ID 
10). This change in Vgl is displayed as a function of 
time or log time on an oscilloscope or a chart recorder 
and is used to calculate the trap density.
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